

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

APPLICATION FOR LETTERS PATENT

\* \* \* \* \*

**Non-Volatile Resistance Variable Devices And  
Method of Forming Same, Analog Memory Devices  
And Method of Forming Same, Programmable  
Memory Cell And Method Of Forming Same, And  
Method of Structurally Changing a Non-Volatile  
Device**

\* \* \* \* \*

INVENTOR

**Terry L. Gilton**

ATTORNEY'S DOCKET NO. MI22-1480

1       **Non-Volatile Resistance Variable Devices And Method of Forming**  
2       **Same, Analog Memory Devices And Method of Forming Same,**  
3       **Programmable Memory Cell And Method Of Forming Same, And**  
4       **Method of Structurally Changing a Non-Volatile Device**

5       **TECHNICAL FIELD**

6       This invention relates to non-volatile resistance variable devices,  
7       to analog memory devices, to programmable memory cells, and to  
8       methods of forming such devices, to programming such devices and  
9       structurally changing such devices.  
10

11       **BACKGROUND OF THE INVENTION**

12       Semiconductor fabrication continues to strive to make individual  
13       electronic components smaller and smaller, resulting in ever denser  
14       integrated circuitry. One type of integrated circuitry comprises memory  
15       circuitry where information is stored in the form of binary data. The  
16       circuitry can be fabricated such that the data is volatile or non-volatile.  
17       Volatile storing memory devices result in loss of data when power is  
18       interrupted. Non-volatile memory circuitry retains the stored data even  
19       when power is interrupted.

20       This invention was principally motivated in making improvements  
21       to the design and operation of memory circuitry disclosed in the Kozicki  
22       et al. U.S. Patent Nos. 5,761,115; 5,896,312; 5,914,893; and 6,084,796,  
23       which ultimately resulted from U.S. Patent Application Serial  
24       No. 08/652,706, filed on May 30, 1996, disclosing what is referred to as

1 a programmable metallization cell. Such a cell includes opposing  
2 electrodes having an insulating dielectric material received therebetween.  
3 Received within the dielectric material is a fast ion conductor material.  
4 The resistance of such material can be changed between highly  
5 insulative and highly conductive states. In its normal high resistive  
6 state, to perform a write operation, a voltage potential is applied to a  
7 certain one of the electrodes, with the other of the electrode being  
8 held at zero voltage or ground. The electrode having the voltage  
9 applied thereto functions as an anode, while the electrode held at zero  
10 or ground functions as a cathode. The nature of the fast ion  
11 conductor material is such that it undergoes a chemical and structural  
12 change at a certain applied voltage. Specifically, at some suitable  
13 threshold voltage, plating of metal from metal ions within the material  
14 begins to occur on the cathode and grows or progresses through the  
15 fast ion conductor toward the other anode electrode. With such voltage  
16 continued to be applied, the process continues until a single conductive  
17 dendrite or filament extends between the electrodes, effectively  
18 interconnecting the top and bottom electrodes to electrically short them  
19 together.

20 Once this occurs, dendrite growth stops, and is retained when the  
21 voltage potentials are removed. Such can effectively result in the  
22 resistance of the mass of fast ion conductor material between electrodes  
23 dropping by a factor of 1,000. Such material can be returned to its  
24 highly resistive state by reversing the voltage potential between the

1 anode and cathode, whereby the filament disappears. Again, the highly  
2 resistive state is maintained once the reverse voltage potentials are  
3 removed. Accordingly, such a device can, for example, function as a  
4 programmable memory cell of memory circuitry.

5 The highly conductive filament which forms between the illustrated  
6 electrodes in the fast ion conductor material tends to form at a surface  
7 thereof, as opposed to centrally within the mass of material. It has  
8 been discovered that defects on such surface somehow create an  
9 electrochemical path of least resistance along which the conductive  
10 filament during programming will form. Accordingly, the forming  
11 filament may serpentine along a path of least resistance at the  
12 peripheral edge surface of the material between the two electrodes,  
13 thereby resulting in variability in the amount of time it takes to  
14 program two devices of otherwise common dimensions. It would be  
15 desirable to develop structures and methods which overcome this write  
16 time variability.

17 While principally motivated utilizing the above-described circuitry  
18 and addressing the stated specific objective, the invention is in no way  
19 so limited. Rather, the invention is more broadly directed to any non-  
20 volatile resistance variable devices, including methods of fabricating,  
21 programming and structurally changing the same, with the invention only  
22 being limited by the accompanying claims appropriately interpreted in  
23 accordance with the doctrine of equivalents.

## SUMMARY

The invention comprises non-volatile resistance variable devices, analog memory devices, programmable memory cells, and methods of forming such devices, programming such devices and structurally changing such devices. In one implementation, a non-volatile resistance variable device includes a body formed of a voltage or current controlled resistance setable material, and at least two spaced electrodes on the body. The body includes a surface extending from one of the electrodes to the other of the electrodes. The surface has at least one surface striation extending from proximate the one electrode to proximate the other electrode at least when the body of said material is in a highest of selected resistance setable states.

In one implementation, a method includes structurally changing a non-volatile device having a body formed of a voltage or current controlled resistance setable material and at least two spaced electrodes on the body. The body has a surface extending from one of the electrodes to the other of the electrodes, and the surface is formed to comprise at least one surface striation extending from proximate the one electrode to proximate the other electrode. The method includes applying a first voltage between the one and the other electrodes to establish a negative and a positive electrode effective to form a conductive path formed of at least some material derived from the voltage or current controlled resistance setable material and on the surface along at least a portion of the at least one striation.

## BRIEF DESCRIPTION OF THE DRAWINGS

Preferred embodiments of the invention are described below with reference to the following accompanying drawings.

Fig. 1 is a diagrammatic sectional view of a semiconductor wafer fragment in process in accordance with an aspect of the invention.

Fig. 2 is a view of the Fig. 1 wafer fragment at a processing step subsequent to that shown by Fig. 1, and taken relative to line 2-2 in Fig. 3.

Fig. 3 is a diagrammatic top view of Fig. 2.

Fig. 4 is a view of the Fig. 1 wafer fragment at a processing step subsequent to that shown by Fig. 2.

Fig. 5 is a diagrammatic top view of a portion of Fig. 4.

Fig. 6 is a view of the Fig. 1 wafer fragment at a processing step subsequent to that shown by Fig. 4.

Fig. 7 is a view of the Fig. 1 wafer fragment at a processing step subsequent to that shown by Fig. 6.

Fig. 8 is a diagrammatic top view of a portion of Fig. 7.

Fig. 9 is a diagrammatic top view like Fig. 8, but showing an alternate embodiment from that of Fig. 8.

## DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

This disclosure of the invention is submitted in furtherance of the constitutional purposes of the U.S. Patent Laws "to promote the progress of science and useful arts" (Article 1, Section 8).

Referring to Fig. 1, a semiconductor wafer fragment 10 is shown in but one preferred embodiment of a method of forming a non-volatile resistance variable device. By way of example only, example such devices include programmable metallization cells and programmable optical elements of the patents referred to above, further by way of example only including programmable capacitance elements, programmable resistance elements, programmable antifuses of integrated circuitry and programmable memory cells of memory circuitry. The above patents are herein incorporated by reference. The invention contemplates the fabrication techniques and structure of any existing non-volatile resistance variable device, as well as yet-to-be developed such devices. Further by way of example only, the invention also contemplates forming non-volatile resistance variable devices into an analog memory device capable of being set and reset to a resistance value over a continuous range of resistance values which is measure of a voltage applied to it over a corresponding range of voltage values. By way of example only, such are disclosed in U.S. Patent No. 5,360,981, which resulted from a serial number application 194,628, filed on May 4, 1990, listing Owen et al. as inventors. This '981 patent is fully herein incorporated by reference. In the context of this document, the term "semiconductor substrate" or

1 "semiconductive substrate" is defined to mean any construction comprising  
2 semiconductive material, including, but not limited to, bulk  
3 semiconductive materials such as a semiconductive wafer (either alone  
4 or in assemblies comprising other materials thereon), and semiconductive  
5 material layers (either alone or in assemblies comprising other  
6 materials). The term "substrate" refers to any supporting structure,  
7 including, but not limited to, the semiconductive substrates described  
8 above. Also in the context of this document, the term "layer"  
9 encompasses both the singular and the plural. Further, it will be  
10 appreciated by the artisan that "resistance settable semiconductive  
11 material" and "resistance variable device" includes materials and devices  
12 wherein a property or properties in addition to resistance is/are also  
13 varied. For example, and by way of example only, the material's  
14 capacitance and/or inductance might also be changed in addition to  
15 resistance.

16 Semiconductor wafer fragment 10 comprises a bulk monocrystalline  
17 semiconductive material 12, for example silicon, having an insulative  
18 dielectric layer 14, for example silicon dioxide, formed thereover. A  
19 conductive first electrode material 16 is formed over dielectric layer 14.  
20 By way of example only, preferred materials include any of those  
21 described in the incorporated Kozicki et al. and/or Owen et al. patents  
22 referred to above, in conjunction with the preferred type of device  
23 being fabricated. A dielectric layer 18 is formed over first electrode  
24 layer 16. Silicon nitride is a preferred example.



1 Referring to Figs. 2 and 3, a masking layer 20, for example  
2 photoresist, is received over layer 18. An opening 22 is formed into  
3 masking layer 20 and dielectric layer 18 to first electrode layer 16.  
4 Opening 22 includes masking layer sidewalls 24 and dielectric layer  
5 sidewalls 26. Forming such opening is conducted in a manner which  
6 produces at least one surface striation 28 in at least a portion of  
7 opening sidewalls 26. Typically and preferably, a plurality of such  
8 surface striations 28 are formed, and preferably extend from proximate  
9 first electrode layer 14 along the substantial entirety of opening 22  
10 within dielectric layer 18 to the outer surface thereof. Accordingly, in  
11 the most preferred embodiment, sidewall striations 28 extend in a  
12 substantially straight line, and preferably of least possible distance, from  
13 electrode layer 16 to the outermost surface of layer 18.

14 Most preferably, the forming of opening 22 within dielectric  
15 layer 18 is conducted by etching, and with sidewall striations 28 being  
16 formed during the initial dielectric layer 18 etching to form opening 22  
17 therein. Alternately by way of example only, the manner of forming  
18 can comprise forming the at least one sidewall striation after dielectric  
19 layer 18 etching to initially form the opening and expose the electrode  
20 layer without significant striation forming therein. The illustrated and  
21 preferred manner comprises forming the at least one surface striation  
22 in sidewalls 24 of masking layer 20 which overlies dielectric layer 18,  
23 and thereafter etching into dielectric layer 18 to form opening 22  
24

1 therein using masking layer 20 as an etching mask and thereby  
2 patterning the striations therefrom into opening 22 within layer 18.

3 Various techniques are known to the artisan for creating striations  
4 in a contact opening. By way of example only, such are disclosed in  
5 U.S. Patent No. 5,238,862 to Blalock et al., filed on March 18, 1992,  
6 and U.S. Patent Application Serial No. 09/492,738, filed January 27,  
7 2000, entitled "Plasma Etching Methods", and listing Becker, Howard and  
8 Donahoe as inventors. These documents are herein fully incorporated  
9 by reference. The invention, of course, contemplates these and other  
10 striation-forming techniques, whether existing or yet-to-be developed.

11 Referring to Figs. 4 and 5, masking layer 20 has been removed  
12 and a voltage or current controlled resistance setable material is formed  
13 within opening 22 in layer 18 in electrical connection with first  
14 electrode layer 16. Example preferred materials include voltage or  
15 current controlled resistance setable semiconductive material, for example  
16 that disclosed in the Owen et al. patent referred to herein. Further,  
17 exemplary preferred material includes fast ion conductor material, such  
18 as metal ion-containing dielectric material or metal ion-containing  
19 semiconductive material, as disclosed in the Kozicki et al. patents  
20 referred to herein. Alternate materials are contemplated, of course,  
21 whether existing or yet-to-be developed. In the context of this  
22 document, voltage or current controlled resistance setable material  
23 includes any material whose resistance can be non-volatily varied in  
24

1 at least some manner by application of different voltages or currents  
2 therethrough.

3 Preferably as shown, such material 30 is formed to have a  
4 surface 32 at least a portion of which extends along the dielectric layer  
5 striations 28 to form at least one surface striation 34 (Fig. 5) in the  
6 surface portion of material 30. In the preferred and illustrated  
7 embodiment, the at least one surface portion striation 32 is received on  
8 dielectric layer 18 and therefore contacts the same. In the preferred  
9 embodiment, material 30 is shown as having been planarized relative to  
10 dielectric layer 18.

11 Referring to Fig. 6, a second electrode layer 40 is formed in  
12 electrical connection with voltage or current controlled resistance setable  
13 material 30 within opening 22 of dielectric 18. Accordingly, striations  
14 34 of material 30 in the most preferred embodiment extend from  
15 proximate first electrode 16 to proximate second electrode 40, and most  
16 preferably in a substantially straight line of least possible distance  
17 therebetween. Fig. 6 depicts, in structure and method, an exemplary  
18 body 30 of voltage or current controlled resistance setable material  
19 having at least two spaced electrodes 16 and 40 received thereon. The  
20 body comprises a surface extending from one of the electrodes to the  
21 other of the electrodes, with the surface being formed to comprise at  
22 least one surface striation extending from proximate the one electrode  
23 to proximate the other electrode, at least when the body of the  
24 material is in a highest of selected resistance states. Fig. 6 illustrates

1 but one exemplary non-volatile resistance variable device, and a method  
2 of fabricating. Alternate methods and structures beyond that shown are,  
3 of course, contemplated. By way of example only, the various  
4 components could be laterally oriented relative to one another as  
5 opposed to successively deposited layers atop one another. Other  
6 orientations are, of course, contemplated.

7 The invention also contemplates methods of structurally changing  
8 a non-volatile device. The method comprises applying a first voltage  
9 between two electrodes to establish a negative and a positive electrode  
10 effective to form a conductive path formed of at least some material  
11 derived from voltage or current controlled resistance settable material  
12 received between the electrodes, and on the surface of such material  
13 along at least a portion of at least one striation formed therein. Such  
14 conductive path may extend partially between the electrodes, or  
15 alternately, entirely between the electrodes, effectively electrically shorting  
16 the electrodes together. The invention also comprises, after applying  
17 such first voltage, applying a second voltage opposite in polarity to the  
18 first voltage to reverse formation of the conductive path, either partially  
19 or entirely. The invention also comprises, after applying such first  
20 voltage, applying sufficiently high current to break the dendrite/filament.  
21 Exemplary techniques for accomplishing such are disclosed in the Kozicki  
22 et al. and Owen et al. patents.

23 The invention also contemplates fabrication and processing relative  
24 to analog memory devices capable of being set and reset to a resistance

1 value over a continuous range of resistance values, which is a measure  
2 of a voltage or current applied to it over a corresponding range of  
3 voltage or current values. An example is described in the Owen et al.  
4 patent.

5 Figs. 7, 8 and 9 illustrate exemplary embodiments involving  
6 programming or otherwise formation of a conductive path between the  
7 electrodes. For example, Figs. 7 and 8 illustrate a conductive  
8 path/dendrite 50 being formed in the sidewall portion of material 20  
9 along an apex form of a striation 34. Fig. 9 illustrates an alternate  
10 embodiment wherein a conductive path/dendrite 50a forms at and along  
11 a valley portion of a striation 34. The invention also contemplates  
12 formation of a conductive path/dendrite anywhere along the surface  
13 between path 50 of Fig. 8 and path 50a of Fig. 9.

14 In compliance with the statute, the invention has been described  
15 in language more or less specific as to structural and methodical  
16 features. It is to be understood, however, that the invention is not  
17 limited to the specific features shown and described, since the means  
18 herein disclosed comprise preferred forms of putting the invention into  
19 effect. The invention is, therefore, claimed in any of its forms or  
20 modifications within the proper scope of the appended claims  
21 appropriately interpreted in accordance with the doctrine of equivalents.  
22  
23  
24